

University of Central Punjab

Digital logic design final project

4-bit magnitude comparator (74HC/HCT 85)

Names:	Muhammad Abdullah		
	Muhammad Umair		
	Umar Khalid		
Student ID:	L1S23BSCS0284		
	L1S23BSCS0282		
	L1S23BSCS0289		
Section:	B-5		
Date:	January 22 nd , 2024		
Submitted to:	Sir Muhammad Umair Munir		

General description:

A magnitude digital Comparator is a combinational circuit that **compares two digital or binary numbers** in order to find out whether one binary number is equal, less than, or greater than the other binary number. We logically design a circuit for which we will have two inputs one for A and the other for B and have three output terminals, one for A > B condition, one for A = B condition, and one for A < B condition.

The circuit works by comparing the bits of the two numbers starting from the most significant bit (MSB) and moving toward the least significant bit (LSB). At each bit position, the two corresponding bits of the numbers are compared. If the bit in the first number is greater than the corresponding bit in the second number, the A>B output is set to 1, and the circuit immediately determines that the first number is greater than the second. Similarly, if the bit in the second number is greater than the first number is greater than the first number, the A<B output is set to 1, and the circuit immediately determines that the first number is that the first number, the A<B output is set to 1, and the circuit immediately determines that the first number is less than the second.

If the two corresponding bits are equal, the circuit moves to the next bit position and compares the next pair of bits. This process continues until all the bits have been compared. If at any point in the comparison, the circuit determines that the first number is greater or less than the second number, the comparison is terminated, and the appropriate output is generated.

If all the bits are equal, the circuit generates an A=B output, indicating that the two numbers are equal.

4-bit Magnitude comparator

A comparator used to compare two binary numbers each of four bits is called a 4-bit magnitude comparator. It consists of eight inputs each for two four-bit numbers and three outputs to generate less than, equal to, and greater than between two binary numbers.

In a 4-bit comparator, the condition of A>B can be possible in the following four cases.

If A3 = 1 and B3 = 0If A3 = B3 and A2 = 1 and B2 = 0If A3 = B3, A2 = B2 and A1 = 1 and B1 = 0If A3 = B3, A2 = B2, A1 = B1 and A0 = 1 and B0 = 0 Similarly, the condition for A<B can be possible in the following four cases.

If A3 = 0 and B3 = 1If A3 = B3 and A2 = 0 and B2 = 1If A3 = B3, A2 = B2 and A1 = 0 and B1 = 1If A3 = B3, A2 = B2, A1 = B1 and A0 = 0 and B0 = 1

The condition of A=B is possible only when all the individual bits of one number exactly coincide with the corresponding bits of another number.

From the above statements, logical expressions for each output can be expressed as follows.

Function Table

COMPARING INPUTS			CASCADING INPUTS			OUTPUTS			
A3, B3	A2, B2	A1, B1	A0,	I A>B	I A <b< td=""><td>I A=B</td><td>QA>B</td><td>QA<b< td=""><td>QA=B</td></b<></td></b<>	I A=B	QA>B	QA <b< td=""><td>QA=B</td></b<>	QA=B
A3>B3	Х	Х	B _ℓ 0	Х	Х	Х	Н	L	L
A3 <b3< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>L</td><td>Н</td><td>L</td></b3<>	Х	Х	Х	Х	Х	Х	L	Н	L
A3=B3	A2>B2	Х	Х	Х	Х	Х	Н	L	L
A3=B3	A2 <b2< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>L</td><td>Н</td><td>L</td></b2<>	Х	Х	Х	Х	Х	L	Н	L
A3=B3	A2=B2	A1>B1	Х	Х	Х	Х	Н	L	L
A3=B3	A2=B2	A1 <b1< td=""><td>Х</td><td>Х</td><td>Х</td><td>Х</td><td>L</td><td>Н</td><td>L</td></b1<>	Х	Х	Х	Х	L	Н	L
A3=B3	A2=B2	A1=B1	A0>B0	Х	Х	Х	Н	L	L
A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>Х</td><td>Х</td><td>Х</td><td>L</td><td>Н</td><td>L</td></b0<>	Х	Х	Х	L	Н	L
A3=B3	A2=B2	A1=B1	A0=B0	Н	L	L	Н	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	Н	L	L	Н	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	Н	L	L	Н
A3=B3	A2=B2	A1=B1	A0=B0	Х	Х	Н	L	L	Н
A3=B3	A2=B2	A1=B1	A0=B0	Н	Н	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	Н	Н	L

Note:

- H = High voltage level
- L = Low voltage level
- X = Don't care

Logic diagram for 4-bit magnitude comparator



K-map for 2-bit magnitude comparator:

				A CONTRACTOR OF CONTRACTOR	******	A COLOR OF A	-
Ao	Ai	Bo	Β,	ACB	AND	10	ŕ
0	0	D	D	0		H=12	C
0	D	D	1	1	0		E
D	D	1	D	1	0	0	L
D	D	t	1	1	0	0	L
D	1	0	0	0	1	0	L
2	1	0	1	0	0	1	1
0	1	ŀ	0	1	0	ø	1
D	1	1	1	4	0	0	4
• 1	0	D	0	0	1	0	-
I	D	0	1	ó	1	D	-
(0	1	0	0	0	1	
1	0	- 1	1	1	0	0	-
1	1	0	D	0	1	0	•
1	1	D	1	0	1	O	_
I	1	. 1	0	٥	1	0	-
-	1	1	1	Ø	0		
	-						
1	10.	1 0	3.	6-711			100
17	CD:	4.	99	12 13,14			
- A	26;		C 10.	15			-
	= D.		P				2
Fo	8 AC	Ball	Bobi		10		1
		Hotti	0	1 DB	17		
		21	4	517	19		
		t	12	13 15	19		
			8	1 ()	to		
-	117	101		11	1	601)	
1	516	and the second		0	0/1	(01)	
P	112			Ā	A.BI	A, BOB)	
1	Bo	1	9.B0		- 117		-

Mintesm = A. B. + A.A.B. + A.B.B. A,B, (Ao+Bo) For A>B:-BOBI A.A. 01 00 3 2 5 7 (14 1-1100 1100 1000 1000/1 1100 A, B, B, A, A, B, A. B. Minterm - A. B. + A.B. B. + A.A.B. For A=B:-B.B. A.A. 10 10 01 3 15 7 01 1.5 13 14 1 10 10 = AoA, BoB, + AcA, BoB, + AoA, BoB, + AoA, BoB, AB + AB



