

**library** IEEE;

**use** IEEE.STD\_LOGIC\_1164.**ALL**;

-- Uncomment the following library declaration if using  
-- arithmetic functions with Signed or Unsigned values  
--use IEEE.NUMERIC\_STD.ALL;

-- Uncomment the following library declaration if instantiating  
-- any Xilinx leaf cells in this code.  
--library UNISIM;  
--use UNISIM.VComponents.all;

**entity** final **is**

**Port** ( button : **in** STD\_LOGIC;  
CLK : **in** STD\_LOGIC;  
RST : **in** STD\_LOGIC;  
anode : **out** STD\_LOGIC\_VECTOR (3 **downto** 0);  
cathode : **out** STD\_LOGIC\_VECTOR (7 **downto** 0));

**end** final;

**architecture** Behavioral **of** final **is**

**component** clocks

**Port** ( CLK : **in** STD\_LOGIC;  
clock\_480 : **out** STD\_LOGIC;  
clock\_centi : **out** STD\_LOGIC);

**end component**;

**component** sevenseg

**Port** ( button : **in** STD\_LOGIC;  
RST : **in** STD\_LOGIC;  
CLK : **in** STD\_LOGIC;  
clock\_480 : **in** STD\_LOGIC;  
clock\_centi : **in** STD\_LOGIC;  
anode : **out** STD\_LOGIC\_VECTOR (3 **downto** 0);  
cathode : **out** STD\_LOGIC\_VECTOR (7 **downto** 0));

**end component**;

**signal** clk1, clk2 : STD\_LOGIC;

**begin**

comp0 : clocks **port map** (CLK => CLK, clock\_480 => clk1, clock\_centi => clk2);

```
comp1 : sevenseg port map (CLK => CLK, clock_480 => clk1, clock_centri => clk2, button =>  
button,
```

```
    RST => RST, anode => anode, cathode => cathode);
```

```
end Behavioral;
```